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IMPLEMENTATION OF TESTABILITY 
IN VLSI CffiCUITS 
by 
Cu T. Than 
ABSTRACT 
As the complexity of digital circuits increases, the most outstanding problem has been 
Q -· 
how to efficiently test these large circuits . One solution for the testing problem is to incor-
porate the testability into circuits. Design for Test relies on thr,::,, types of techniques: the ad 
hoc approaches, the structured approaches, and the built-in self test approaches. The ad hoc 
technique that is normally used for semi-custom chips is the test point approach. In term of 
area overhead incurred by test circuit, this approach is an efficient way to implement testabil-
ity. However, its implementation is not always straightforward and usually requires long 
design time for manual test vector gener~tion. The structured design for test approaches 
center around a uniform design method that converts latches into shift registers. The testabil-
ity implementat~on with a structured design approach is simple. and normally automated; 
however, significant area overhead is incurred in the process. It is this overhead that prevents 
the widespread use of the structured design approach in semi-custom designs. 
This thesis proposes a design for test applicable to semi-custom designs, th.at minimizes 
area overhead while achieving high fault coverage. In this technique, a selective number of 
latches are chosen based on the functional test result and their testability values. The testa-
bility implementation and vector generation are automated with the use of an available testa-
bility system. The thesis reviews various design for test approaches and their potential appli-
cations in semi-custom designs. The testability measures and fault model are described in the 
thesis. 
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I. INTRODUCTION 
_ A. Historical Review of Testability 
• 
) 
Integrated Circuit Technology is moving from Large-Scale Integration (LSI) to Very-
Large-Scale lntegra n (VLSI) and quickly approaching Ultra-Large-Scale Integration (ULSI). 
The increase in chip complexity has brought a decrease in cost per logic gate, along· with 
improvement in performance. However, the problem of determining in a cost effective way 
whether a chip has been properly tested to insure its quality is still being solved. It is believed 
that economical testing can only be obtained if a testing strategy is adopted during the initial 
chip design. 
Design for test has been employed to indicate those design techniques used to enhance 
chip testability. Most of the design for test techniques are attempts to enhance the observabil-
jty 1µ1d controllab.ilty of: a circuit design. Three major types of design for test are: the ad hoc 
.~pp;re>aches, the structured approaches, and the built-in self test (BIST) approaches. The ear-
Jiest design for testability employed ad-hoc guidelines in carrying out a design. Ad-hoc tech-
niques a.re those techniques :that. :can .be .aJ>'plied to a given design but are not directed at solv-
ing the testability in ge11:eral. Ad-hoc techniques ·h:ave. been an effective way in implementing 
t~st~bility without i.ncurring significant area overh,ead. However, they have the., .disadvantage 
o.f d·ependin.g: h:~.avily: on t.h,e skill of the designer. Among those ad hoc :techn'iqu:es, the test 
point approach is t,he .most: popular and is:: being used in VLSI design to offer testability relief. 
This approach involves inserting test nodes to enhance both controllability and observabiltiy . 
. 
Design for tes:t has evolved in response to the increase in chip complexity. More recently, the 
proposed design for test are structured. The structured techniques, on the other hand, are 
attempts to solve the general test problem with a design methodoiogy. The structured design 
for test requires a chip be designed by means of design rules. The structured design for test· 
facilitates the us.e of complicated CAD tools for automated testability implementation and test 
·/ 
' 
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generation. The distinct advantag·e \">f the structured design for test over ad hoc guidlines is 
its ease of implementation. The BIST, which is not covered in this thesis, is an outgrowth of 
the structured design for test. The objective of BIST is to design chips so that they can test 
themselve if enough clock cycles are being applied. BIST has been used to self test chips with a 
structured array such as a RAM, where the linear feedback shift registers are used to automat-
ically generate the address and data patterns for testing on chip RAM. 
B. Scope _9f .this thesis 
The scope of this thesis is a review of commonly used design for testabiltiy techniques. 
Attributes of each technique are evaluated. An alternative design for test is investigated and 
the experimental results are reported. The concept of controllabilty and observability, testa-
bility measures and fault models. ·are described in ~h~ tb.e,sjs . 
t 
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Il. TESTABILITY ~ASURES AND FAULT MODELS 
A. Testability Measures 
As the complexities of VLSI circuits increase, the need for designing them with testabil-
ity is more important than ever. To facilitate this design objective, it is obvious to VLSI 
designers that there is a definite need to quantify the testability measure of digital circuits 
before test generation or verification actually is performed. This quantitative meuure of tes-
tability also can be used to aid in designing more testable circuits. 
In general, the testability measure is based on algebraic methods to calculate the con-
trollability and observability of every node in the digital integrated circuits. The controllabil-
ity is rephrased here as the ability to set a node to logic high and low; whereas the observabil-
ity is the ability to propagate a fault on that node to an observable output. From these 
definitions, it is clear that the primary inputs ~d .outputs of digital circuits are easiest to con-
trol and observe respectively. The more a nod,-e i.s ·embedded in a circuit, the more difficult it 
is to· cont-rol or .observe-~.' 
St~;ph.e:nson ·and .Grason [l] developed TMEAS, a testability program, for analyzing tes-
taQ1lity of digital circuits. In TIJEAS, a circuit is considered a network of components inter-
~onn~cted links. The program calculates the controllability (CY) and the observabilty (OY) of 
.each link. The overall testability value of a node is the geometric mean of CY and CO. Exam-
ples tend to show a good correlation between testability and actual test generation efforts [1]. 
TESTSCREEN is another testabili'iy analysis program [2]. In addition to the combinational 
controllability and observability similar to TMEAS, the sequential component test value of 
nodes is also reported. This sequential value indicates the ,number of test patterns needed to 
exercise the logic node. 
However, the most publicized test analysis algorithm is SCOAP. SCOAP (Sandia Con-
trollability and Observability Analysis Program) was originally developed by L. H. Goldstein 
, . 
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et. al. [3], and later modified for use in VLSI design at Bell Laboratories [4). SCOAP is a 
topology analysis program that estimates the testability of digital circuits by calculating the 
effort of controlling and observing each node. A circuit is described to SCOAP as. the intercon-
nections of standard cells from a cell library. The program calculates six parameters that 
characterize the combinational and sequential testability properties of a circuit. However, the 
Bell Laboratories version of SCOAP does not consider the controllabilty and observability for 
sequential nodes because they have been found to produce no significant information (4) in 
determining testability measure of a digital circuit. Instead, three new parametent are intro-
duced that are con~idered to be correlated with the difficulty of detecting stuck-at faults. The 
n_ew parameters are: stuck-at zero testability (SAO), stuck-at one testability {SAl ), and the-
·sum testability (SUM) . The program also computes the figure of merit of testability for an 
-entire circuit. This figure is very helpful if it can be correlated wij,h number of test patterns 
n·eed.ed. to test the circuit under investigation. 
Good testability information is extremely useful to designers especially if it is available 
early in the design process. The accurate testability results of internal nodes of a digital circuit 
could be used to identify the area of poor testability. Remedial actions can then be taken to 
improve testability. Testability algorithms can also be used.as a computer aided design (CAD) 
tool to locate redundant logics, uncontrollable and unobservable nodes. Also, they can be used 
in. locating long .. eounters that requires large number of test patterns, or identifying sequential 
cir.cuits -that ~~l!not be initialized very easily. 
·Howeve:r, there are limitations: associated ,with_ t·estability measures. Testability values 
ate estimates from considerations of circuit topology alone (6), consequently the values are 
·derived based on assumptions made by algorithms. V. D. Agrawal et. al. showed that SCOAP 
program produces different (CCO) values for two different realizations of the same inversion 
function. The amount of information degradation from assumptions will vary with the circuit 
' 
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design and the way the values are interpreted. There is also poor correlation between testabil-
ity values and the actual test generation effort. Testability measures produce their values on 
the basis of circuit structure; whereas the actual testing process depends on the ability and 
. .' 
sophistication of the pattern generator as well as 'the circuit structure. Therefore, good 
engineering judgment is requ~red in the interpretation of testability measures. 
B. Stuck-at Fault model 
A model of faults which has b,~en used successfully throughout the industry is the 
stuck-at model. The stuck-at model assumes that in the presence of a fault a logic node is per-
manently rnced to either to a logic 1 or a logic 0. Basically, this model is based upon the 
assumption that a good circuit will have no faults. Therefore, an input pattern to a faulty 
logic gate can. be considered a test for its stuck-at faults if the pattern can provoke a differ-
ence in tb:e. :·output response between the goo4, .logic gate and the faulty logic gate . 
. However, not all failures that .occur can. be modeled by the stuck-at model. It has been 
p.ointed. out recently this classical model does not represents failures in CMOS devices. A 
numb~r :ot faults in CMOS such ·as stuck-at open and stuck-at closed could change a combina-
tionaj network into a sequential network. The stuck-at model is no longer effective in testing 
j~- all cases. Advanced fault simulator that c:an model digital integrated circuits both at logic 
gate and transistor level is available for fault simulation. In addition to the stuck-at faults, 
th'e simulator can also model stuck open. and.· stuck closed faults. 
-6-
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m. DESIGN FOR TEST TECHNIQUES . . 
A. Ad hoc techniques 
Ad hoc techniques enhance testability for a given design and are not applicable to all 
designs. The first ad hoc technique ever reported is the partitioning approach [7]. As the name 
implied, the technique disconnects one portion of an integrated circuit from another portion of 
the circuit to make testing easier. Another approach that has been used by the microcom-
puter designers is the bus architecture technique [8]. This technique allows access to buses 
which go to many different modules on the computer board. The third technique which uses 
linear feedback shift registers is the signature analysis [9]. This technique requires some design 
rules a.t the board level, but is n·ot: .. aimed at the overall objective of enhance the ability to 
observe and control the state variables of a sequential circuit. The above techniques are more 
suited for board level design. The ad hoc technique which is normally used in c11stom-logic 
design is the: test point approach. It is des<:ribed in this thesis. 
l. Test Point Technique Design for Test 
The test point approach has been used to· .enh·ance the testability of digital circuits. The 
goal of this ad-hoc design for test is to m.ake intern~ nodes deeply embedded in a circuit more 
controllable, mqre. opse.rvable. A test point can be use.d to improve the controllabily when it is 
used as a primary input (Fig. la). To improve the observability~. a test point can be used a 
primary output (Fig. 1 b ). In some cases,. a single test point c·ail -be .used as both an input and 
output to achieve both control ~ccess and observation -acc'ess (Fjg. le). Test points · are 
selected b~ed. on ·the: desi_gner's skill and knowledge of t~e circuit that he is designing. 
Experienced desi'gners often have a clear idea where test points may be placed. Well placed 
test points will aid in detecting most faults thus high fault coverage can be achieved. Testa-
bility analysis algorithms, such as ~AS or SCOAP mentioned previously, can be used in 
selecting test points. 
/ 
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One critical limitation of the test point technique involves the use of extra pins for test 
purpose. For the current VLSI technology, even a small number is likely to be expensive. 
However this drawback can be overcome if existing functional pins are utilized for test pur-
pose with a multiplexing scheme. Instead of going directly to an extra output pin, the test 
data is multiplexed through the use of a data select. In the normal mode, the functional data 
goes to output pins. In the test mode, the data from the test point propagates to the existing 
ot1tput pin~ _for observation. Similarly, the same scheme can be used to multiplex input data 
ll.lld. te~t d.~ta to improve control access without using extra primary input pin. 
B. Structured design for test techniques 
1. Level Sensitive Scan Design (LSSD) 
The most popular structured design t.echnique for tes_t~bility is the LSSD (Level Sensi-
tive Scan Design) [10], curr.ent:\y in use at IBM. This technique enhances both controllability 
._and observability of digital circuits by connecting all system latches into one or more shift 
\ 
registers. T)e registers are designed to operate in two distinct modes. In the normal mode, 
!-· 
the circuit latches ·p·erforms their design functions. In t·he test mode, all the system latches are 
r·e.configured into serial shift registers. The testing of sequential circuiti-y is then achieved by 
-shifting a sequence of known data into and out of the cascaded shift registers. The shifting 
:p.rocess exercises the combinational circuitries, stores the results in the latches, and propagates 
th'e stores .. results out of the registers for evaluation. Since the data can be scanned in and out 
of the registers via primary inputs, the problems of fault detection in sequential networks then 
i~ reduced to the much easier task of detecting faults in combinational networks. 
The two distinct attributes of the LSSD are "Scan" and "Levei sensitive". Scan refers 
to the ability to shift into or out any state of the digital circuit. Level sensitive refers to the 
operation of sequential logic that is independent on rise time, fall time, and circuit delay. The 
second feature is realized with the use of level sentitive latches for circuit memory _elements . 
.• 8-
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Figure 2a shows a shift register latch (SRL). The inputs D and C form the normal mode 
memory function while the inputs I, A and JJ of the functionally idle L2 latch makes up addi-
tional circuitry for the shift register function. The shift registers are formed by connecting L2 · 
to input I as shown in Figure 2b. Scan in., A, B, and Scan out are extra pins needed to imple-
ment the LSSD technique. The clocking line A and B operate in a two-phase non-overlapping 
fashion. 
There are several negative impacts associated with the LSSD technique. The SRLs in 
the shift registers are much more complex than single latches. Up to 4 additional input and 
ouput pins are required. However, the pin overhead can be reduced by making use of existing 
functional pins. Overall performance of the circuit may be degraded by the clocking require-
ment and by the routing connections of widely seperated latches. The area overhead has been 
reported up to 20%. In some optimized versions::()( :L,.SSD [11], the L2 latch is modified for 
functional use along with the Ll latch thus .reduces the significant overh·ead -~so~iated With 
the originally proposed LSSD . 
2. Scan path design for test 
The Scan Path technique has the: same .obje~tive as the LSSD approach. Howev¢r, the 
memory elements that are used lo ·configure shift registers are D-type master slave flip~flops 
[1.2]. A multiplex~r is added at the data input of the flip-flop -(Fig. ·aa) to permit the selection 
of two different data. The choice of data input depends on the logical value of the control 
input MODSW. In the normal mode, MODSW is held high to allow the functional data (D) to 
be gated into the flip-flop. In the test mode, MODSW is kep·t low and the test data is entered 
.fro;cq Scan-In input. 
Figure 3b shows. the structure of a Scan Path design. With the system in the test 
mode, a test sequence is scanned into the shift registers via the Scan-In primary input. After 
=·the. sequence has been loaded, the sytem is returned to the normal mo~e. The combinational 
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circuits act upon the fiip flop contents and store results in the memory elements. By return-
ing to th~ test mode again, the contents of flip-flops are scanned out to a primary output for 
evaluation. Unlike the LSSD, the same master and slave rJocks are used in both normal and 
test modes. In a standard cell design, the slave clock can be easily generated locally from the 
master clock. Only one clock needs to be routed over the whole chip, thus eliminates the 
effort to reduce clock skew as required in a multiple clock design. Additionally, the delay 
induced by the data multiplexer in the data path can be alleviated if the multiplexer is imple-
-mented within the D flip-flop. The technique can be further optimized if the registers are 
kept at re~_onable length. For an n-bit shift register, it will take n clock cycles to shift the 
r1rst. bit of a data stream into the last flip flop of the register. It is advantageous to keep all 
registers short to avoid handling large number of te$t sequences. In term of extra 1/0 pins, at 
:most three pins are needed: mode cc>11ti;<>l~ sc311~1n, and scan-out. However functional inputs or 
ou.t'pl1t pins can be used as scan-in and· scan-out signals for shift registers"._. 
3,. Sc.an Set Design for Test 
This design technique for testability is. ~im1lar to LSSD in a sense that shift registers are 
us.~d :to. control and Qpse_rve ·the stat'e of internal latches. The dilj~inct difference is that the 
shift regis~·er~:~e :Q<it in th·e ~.ircuit data path [13]. They are independent of all system latches. 
Being separate from. th:e, fup.ctional portion of the circuit, the $can/set design has small effect 
on the overall chip performance. 
Figure 4 shows an example of Scan/Set· design, ref erred to as ·bit~$:etial scan. The s~rial 
.shift register, usually limited to 64 bits long, is designed with proper control signals to operate 
:in two dis.ti11ct ,modes: scan and se.t! :l.n the first function, the internal nodes of the circuit to 
:be scanned are parallel loaded into ·the bit-serial register with a single clock. Once the data 
bits are loaded, a shifting process will take place and the data will be scanned out through the 
scan output pin for observation. The reverse of the scan function is the set function. In this · 
- 10-
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mode, the test input pattern is serially shifted into the scan/set register and then gated into_ 
the system functional latches to set them to specific values. 
The Scan/Set technique ~rrers designers flexibility to select nodes to be sampled or set. 
The shift registers in the Scan/Set design can be used either to sample outputs from the func-
tional logic to improve observability or to drive test data into the system latches to enhance 
controllabilty. Also the approach does not require the set function to .. set all system latches, 
nor th.e scan funtion scan all system latches. This design flexibility would allow designers to 
apply his skill and engineering judgment in selecting sample and set points to maximize testa-
bility while holding the overhead to a minimum. Normally, scan points should be assigned 
where they will do the most good in terms of aiding detection faults. 
Another favorable attribute of this technique is that the scan function can occur during 
,:. the system operation. The sampling pulse (load enable) to the shift register can be applied 
while the clock is being applied to the system sequential logic. States of the sequential 
machine can be obtained and off-loaded f9r observation with little effect on system perfor-
mance. 
4. Random Access Scan Design for Test 
The Random Ac·~.ess .Scan technique [ 14] enhances controllibility a.nd observability of 
in·t.ernal system latches w.:ithQllt employing shift registers. What is used in this design fortes-
Ja.b.ility ,approach is an addressing scheme that allows each storage element to be uniquely 
selected., so that it can be controlled or observed. The addressing structure is similar to ·that 
of -a Random Access Memory. 
The basic addressable latch configu.r~tions required for tl1e Random Access Scan 
approach are shown in Figure 5a. This shows a single latch with extra inputs besides its func-
tional inputs labeled Data and CK. The eJrtra inputs are required only for testing purpose . 
'· 
• 
The Scan Data In (SDI) is a scan data lead which is clocked into tha latch by the SCK clock. ~. 
-·· 11-
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The s·cK clock can only affect this addressable latch, if both the X-adr and Y-adr addresses 
,. 
are one. The Scan Data Out (SDO), which indicates the s,tate of the latch, can ~e ·observed 
when both X-adr and Y-adr are pulled to a logic. one. The observability mechanism is 
achieved by ANDing all SDO signals from all latches to produce chip _scan out signal. 
A circuit implemented with scan in/out network is shown in Figure Sb. Basically, there 
.is a X-Y address decoder, the addressable latches, system clocks, and CLEAR function. There 
is also one logic gate necessary to create the preset function. An AND gate tree which is 
required to multiplex all latch state signals (SDO) is also shown. The Random Access Scan 
offers the controllabilty and observability of all system latches with fairly significant overhead. 
The overhead has been reported about three to four gates per storage element. The function-
ally .idle addres~ decoder and output AND gate tree are high price for testability. The 
:nµmber of address inputs and AND gates is proportional to the number of latches in the sys-
tem. In terms of primary inputs and outputs, the overhead is between 10 to 20. Even though 
this number can be lowered by using the serial scan approach to implement the X and Y 
decoder, a. sm~l increase in pin count is still expensive for current VLSI technology. The tech-
:nique can. be used to a great advantage if the exsisting address decoder of an .embedded 
·me:rnory is '1se:d: to· iID:plement the addressing scheme for syste·m latch·es • 
· - 12 -
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IV. DESIGN FOR TEST IN ASICs 
The Application Specific Integrated Circuits (ASICs) are cqaracterized by a diversity of 
functions, rapid design changes and quick turnaround cycles. People in this e~erging semicon-
ductor business certainly agrees that Design for Testability is an important aspect or a whole 
design process. With the common belief that DFT offers high quality testing at reasonable 
cost, companies have adopted DFT as official design pratice of their products. IBM is an exam-
_ple with its LSSD. 
However-, the hardware overhead incurred by DFT especially by several structured 
,approaches is unnecessarily high. The LSSD or Scan path design approach really pays off 
when applied at the board and system level . On per chip basis, the structured design is less 
attractive. The strongly competative nature of the AS I Cs business does not tolerate negative 
impacts that structured techniques have on area, yield and eventually cost. Therefore, it is 
not contradictory ·to .suggest that the implementation of testability in ASICs should be carried 
.QU.t on .. dis.crete :basis 'of :individual design. Choice of DFT approac.h, ad-hoc or structured, for 
:a. given semicustom.. d~sign should be ma.de in considering the design structure, design 
schedule, and. cost Q~jective. By .. careful selection of DFT techniqu_e, the area overhead can be 
held to a· minimum. 
ln c<>.nsidering_ ·the cost benefit ratio·, th.e test :point. approach design for :te·st is still 
.. 
-pppµla.r .~nd frequently used to che~p~y achieve. t.es:tability in ASICs. This ad-hoc approach 
:require,s· -a: designe.r to have experien·c-e i:Q J()gi~· design and switching theory. Nevertheless, the 
<:lesigner· is w.ell motivated to try hardei; if he is able to employ .his skills, innovative techniques 
to· :a.c·hieve :the. design objective withqµt .resorting to using a structured approach design for tes-
'tability. Furthermore, the demand in d·esigner's skills is lessened with the availability of testa-
hi.lity analysis programs. Automatic testability analysis can help the designer to strategically · 
D• 
sel~ct test points without enduring the p'ain of manual analysis of the circuit. High numb~r of 
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extra input and output pins associated with this approach can be often overcome. by using · 
existing functional pins and a mulptiplexing scheme. 
There are similarities between LSSD and Sctn Path design. Both techniques require 
-/ 
digital circuits to be designed with a set of design rules, use shift registers to facilitate testing. 
The insignificant difference lies in the fact that LSSD uses level sensitive latches, whereas 
Scan Path technique employs edge-triggered D flip-flops 'for its bistable memory elements. It is 
unclear to see which technique has advantages over the other. 
Since both technique require all memory eie·m.ents to be connected into shift registers, 
comp.titer· algorithm is easier to develop to implement these design concepts into working CAD 
.tool.s for design automation. Software is available for automatically implementing testability· 
into a circuit using the Scan Path design after the functional design has been completed. 
When using this design 't.ool~. designers however have to identify and isolate existing functional 
.shift registers· an·d coqn,ters· i~ 'th·e circuit so that not all flip flops in the registers and counters' 
are unnessar~ly repl~ce·~ l>y more complex and larger scannable flip flops. 
. ~ In comparison with other structured design approaches, the area overhead. :incurred by 
LSSD or Scan Path is significantly high. An increase of 21% in cell area alone has bee_n 
reported for an experimental Scan Path design [12]. Therefore, LSSD and Scan Path tech-: 
niques should be considered for low production, poorly testable ASICs or those whose are:a is 
:Iiot as critically important as testing quality and qe~ign: schedule. 
'1Ipe· Sc·an/S'¢t 't:echnique is the most flexible and has several interesting attributes 
a~q;r1g .. s~r:uetured design for testability techniques. The shift· registers which are independent 
•. 
:f;rom: -cir~uit latches are used to either sample outputs from the functional logic or drive data 
in~o selected number of circuit latches. Sample and set nodes can be limited to internal nodes 
which are difficult to control or observe. Careful selection of nodes which will aid most in 
'-.. 
fault detection, it is possible to enhance testability while keeping the area overhead to a 
·j 
! 
/' 
.. r ·-
I . 
' ,·. 
, 
minimum. Designers have to rely on the experience in making good choice ~>f internal test 
points to maximize testability. One drawback of this technique is that the registers are func-
tionally idle. Since shift registers are not in the circuit data paths, there is little effect on the 
circuit performance. Therefore this technique should be considered for those ASICs whose 
speed requirement is stringent. 
Finally, the Random Access Scan should be considered for ASICs with embedded 
memories where functional address decoders could be used to individually control or observe 
circuit latches. Otherwise, the extra decoder and AND gate tree required to simply implement 
testability make this technique less attractive. Despite there are many structured design for 
test techniques, they are not frequently used in ASICs. The reason is simple: the area increase 
is ··too· -high •. Desig;ners· still use ad ho~ techniques. 
I. 
I 
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V. PARTIAL SCAN DESIGN FOR TEST 
Ad-hoc technique design for test offers testability with reasonably low area overhead. 
The main disadvantage lies in long design time and designer's skill requirements. Structured 
design for test, on the other hand, enhances testability at the expense of excessively high area 
overhead, which has negative impact on chip yield, performance and eventually cost. High 
area overhead incurre 1 by a structured approach is due to the redundancy eCfort in fault 
detection and global implementation of testability. In the Scan Path design, for example, all 
flip-flops in an integrated circuit are. converted into bigger and more complex scannable flip-
flops and then connnected into shift register for test purpose. Also in implementing testabil-
ity, a structured design for- test approach usually assumes that no faults have been detected. 
In a real design situation, a high percentage of faults are usually detected by functional test ,_ 
which is essential in verifying every design intent. Therefore, the overhead can be minimized· 
if t~e redundancy in fault detection is- avoided and the testabiltiy is implemented to only 
de·tect those. faults: that: have. -nQt ·b:een dete~t~~-- l,)y functional test . 
. A .. ·Methodology 
A.-new· t:e·c:hniqµe-: .called: ·p~~ia;I S.can Design for test -is inve~tig~t~_d.. 'rhe approach eli_m-
ina:tes: unnessary in~re~e. i~1 are~ wh"il_e still maintains high. faµlt c~verage normally achieved: 
by structured des.ign :Cor testability. The reduction in area overhead: is resulted from ·a sys~ 
tematic method in.determining which flip flops, n~ed- -~o be converted into scannable- fl"ip-f19_ps 
and ch~ined into shift re_grst¢rS. 
Unlike the Scan path design, in the Partial Scan only about half of flip flops in a chip is 
modified for test purpose. The other half are systematically selected not to be connected into 
shift registers. The eliminating process is based on the following reasonings. 
All inputs and outputs of a digital chip are highly controllable and observable. There-
fore faults associated with input and output latches ar~ highly probable of being detected by 
- 16 -
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functional test. Therefore, the output and input nip-Clops can be excluded from scan chain 
without causing fault coverage degradation. Their exclusion from scan chain results in reduc-
tion of area overhead especially in digital chips with large number of 1/0 pins. Those flip-
flops that have lower testability values relative to other flips-flops were carefully selected and 
dropped from scan chain until a given design objective was met. Potentially, some faults may 
not .be covered because not all flip-flops are connected in~o shift registers, a list of undetected 
.Caults obtained from the functional fault simulation was used in aiding the selecting process. 
The rem·ainder of flip-flops were then modified into scannable flip-flops and chained into shift 
:r~gister for testability. The conversion and vector generation were carried out using a design 
~d test system available to the author. Vectors were generated to only d·e~ect faults that 
have not been covered thus red·u.cing n:umber of' test. sequences. A :fault coverage figure was 
also obtained. This fa.ult c.overage indicates the per.cen.tage, ·of faults that were additionally· 
detected as the result of: implementing testabilit.Y. 
B:. Exp.e'rimental Results 
:·two :LSI chips were used. :to study the are·a saving :and .fault .coverage offered by t·h~:. 
Partial scan technique. On the average, the area overhead .. .inc.urred :by the proposed appr<>a~h. 
was only 13% compared ·to 22% incurred by a total scan .tec.hn:ique:. It was also f ounq th~t- ·p.Q· 
significant reduction in fault .coverage. 
The first LSI chip used·. in :thi~· ·_st:udy has 900 trans.istors: ·~,rid: with ·a to.tal of 21 flip-flops. 
TITUS [12] a program that autoinaJi.cally implemen.ts testa~bility an,d gen:erates test vectors 
was used as a CAD tool in this study. A 22% increase ·in cell,area was obtained when all flip-
flops in the chip were connect·ed into a shift register for test purpose. However, a 13% 
increase in area was achieved when the testability was implemented using the proposed partial 
scan technique. Only eleven out of 21 flip-flops were included in the shift register. The other ' 
nine flip-flops were selectively eliminated from the shift register. 
,-.. l7 .~ 
·~-., 
i 
.... , . 
. ·'· 
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The second LSI chip used in this study has 4500 transistors and 117 fiip-fiops: With 
this level of complexity, the area savinl( as the result of using the proposed partial scan design 
was significant. A 25% increase in cell area when the total scan was tried. Whereas an increase 
of only 14% in area was achieved when 45 fiip-fiops were chosen not to be included in the shift 
register. 
In the total Scan design, the area overhead increases as the chip complexity increases. 
:In the partial Scan design, the area overhead can be controlled without fault coverage degra-
dation by selectively or locally implementing testability. The ability to keep chip size as small 
as possible is very important. To have the advantages offered by the partial scan design, extra 
effort and time were required in running fault simulation and selecting flip-flops for testabil-
tiy. However, the testabiltiy implementation and vector generation can be a,1tomated via the 
use of available software. The. crucial step i11 this: design technique was to manually de(;id_e: 
which flip-flops to include and· whic·h flip-flops to exclude from a shift register. Nf.vertheless, 
the partial Scan technique: is a good temporary solution to the excessive area overhead 
incurred by structured' design for test until a future testability system is developed , where th~ 
·sy~tem will run function·al fault similation, identify und·etected faults, and then. :selec:t-~vely 
implement tes:tabilt:~y to only detec.t. faults that have not ~<>vered by the functional t~st. The 
.<;le.signer ¢o_ntrol6 the -area overhea.d by supplying better and better functional test vec-~ors, to 
th·e: sy~tem. 'F.ti:il.·ctiona.I test that detects more faults will reduce the amount of tes~ ,c_itcuitry 
needed an·d .. th·us k·ee,J> 'area ov~r.h.ead low. 
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VI. CONCLUSION 
As the chip complexity increases, design for test is vital especially in the area of semi-
custom designs where a large number of different functions have to be produced. However, the 
large area overhead incurred by most structured design techniques is intorerable in most cases. 
To insure high quality testing and reduce area overhead, intelligent testabiltity systems should 
be developed. An ideal sys·tem would be able to implement testability to detect only faults 
that have not been covered by functional test. Only such a system will keep area overhead to 
an ·acceptable level. .Bounded by his working environment, the semi-custom logic designer nor-
mally does not have the choice of selecting which design for test approach is best suited for 
-his design. He has to decide whether or not to use the design for test software available to him 
to implement testabilit·y. The decisio.n :is: usually made considering cost, performance and 
volume of a- pro.duct. An. area sen~itive chip may make large area overhead incurred by a 
:structured design for test in:tolerable. Due to many constraints, the designer more oft~.n 
:res·orts to the test point :approach for implementing testability. 
Finally, the. ·p-~tial Sean ·design technique studied ji:i: t_h·i$ work could ·h·¢ one alternative 
to any structured. desi"gn· for testabiltiy. Experimen_tal. results· indicate that the proposed 
·technique can ·be \l$ed to i1.c:hieve. ·high _fault coverag~ -tes·ti1tg without significant -increas.e in 
chip area. 
:." 
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